Skip to main content

Régis LEVEUGLE

Full Professor (Grenoble INP)

-

Dependability Analysis, Secure Circuits, Robust Circuits

Position

  • Professor at Grenoble Institute of Technology (Grenoble INP - Phelma), now part of Grenoble Institute of Engineering and Management, part of Grenoble Alpes University
  • Member of TIMA laboratory since 2000, deputy director 2007-2014, currently member of AMfoRS team (Architectures and Methods for Resilient Systems) at TIMA since 2015, co-founder and leader of the team 2015-2018

Research interests

  • Integrated systems
  • Computer architecture
  • VLSI design methods and CAD tools
  • Dependability analysis
  • Secure circuits
  • Robust circuits
  • Fault-tolerant architectures
  • Concurrent checking, test

Publications and dissemination

  • Authored or co-authored more than 200 international scientific papers in journals, books, conferences and workshops, more than 30 scientific national contributions, more than 40 scientific project reports and some publications related to education activities
  • Co-author of one patent and one protected software
  • Organizer and presenter of 11 tutorials and 6 special sessions in international conferences, guest editor of 3 special issues in international journals

Main current activities (2020)

Teaching

Teaching on integrated system design and hardware security in several engineering curricula in Grenoble (in particular SEOC, SEI and MT), continuing education and outside (IMT Bretagne)

Funded projects

  • Scientific leader of an industrial contract with Thales (2020-2023) about the security of microprocessors against micro-architectural attacks
  • Scientific leader of a local project (2020-2021) about a new metric for approximate circuit design, in collaboration with Politecnico di Torino
  • Scientific leader for TIMA of the Regional project "Safe-Air" (2017-2022) on "Safety Evaluation of Aircraft Systems using Virtual Platforms"
  • Member of the European PENTA project "HADES" (2017-2020) – contribution on lightweight crypto-processor implementations and securing the access to embedded instruments within the IEEE 1687 (IJTAG) framework

 General activities

  • Elected member of the MSTIC Scientific Council of Grenoble-Alpes University since 2015
  • Expert for ANR (since 2006), MESRI (since 2011), ANRT (since 2012), Minalogic (since 2014), and CNRST in Morocco (since 2015), member of the Scientific Council of Digital League (since 2016)
  • Board member of the regional network Cyber@Alps (2018-2022)

Main awards

  • Elevated as IEEE Senior member in December 2014
  • IEEE Computer Society Awards 2013 – TTTC Continuous Service Award "in recognition of 10 or more years continuous service for IEEE International On-Line Testing Symposium"
  • Research Award from the Silicon Valley Community Foundation (California, USA) and the CISCO company in May 2009 for work on dependability analysis and fault injection
  • Elevated as "Chevalier dans l'Ordre des Palmes Académiques" in January 2008
  • Best Paper Award (Gold Leaf) at the IEEE conference PRIME 2007
  • IEEE Computer Society Awards 2003 - Certificate of Appreciation "for serving the Defect & Fault Tolerance Symposium for more than 5 years"
  • INPG Best Thesis award for year 1990

Education

  • 1987: Engineer Degree from ENSERG (INP Grenoble)
  • 1987: DEA Degree in Microelectronics (Grenoble)
  • 1990: PhD in Microelectronics (INP Grenoble)
  • 1995: Habilitation à Diriger des Recherches (French National Degree for Research Supervising)

Contacts

Office: T301A
regis.leveugleatuniv-grenoble-alpes.fr (regis[dot]leveugle[at]univ-grenoble-alpes[dot]fr)
Tel: +33 4 76 57 46 86

Publications

HAL
Google Scholar
DBLP

Teaching activities

Bases of integrated digital circuits
Processor architectures and hardware security
Advanced digital architectures
Advanced VLSI design
Hardware security and safety
Embedded Systems project
Analysis and prototyping of a complex system (project)

Submitted on January 17, 2022

Updated on April 17, 2024