Mounir BENABDENBI

Office: T309
mounir.benabdenbiuniv-grenoble-alpes.fr (mounir[dot]benabdenbi[at]univ-grenoble-alpes[dot]fr)
Tel: +33 4 76 57 48 08

HAL
Google Scholar
DBLP

Testability and Design for Test of Digital Circuits - Lectures and Labs
Embedded Systems (HW & SW): RISCV based SoC on FPGA - Lectures, Labs and Project
Computer Architecture principles: Microcontroller programming (C and Assembly) - Lectures and Labs
Digital Hardware Design using VHDL language - Lectures and Labs