< retour aux publications

Defects Tolerant Logic Gates for Unreliable Future Nanotechnologies

Auteur(s) : L. Anghel, M. Nicolaidis

Doc. Source: Computational and Ambient Intelligence

Publisher : Springer

Pages : 422-429

Doi : DOI 10.1007/978-3-540-73007-1_52

In future nanotechnologies failure densities are predicted to be several orders of magnitude higher than in current CMOS technologies. For such failure densities existing fault tolerance implementations are inadequate. This work presents several principles of building multiple-fault tolerant memory cells and logic gates for circuits affected by high defect densities as well as a first evaluation of the area cost and performance.