< retour aux publications

On-Line Testable Decimation Filter Design for AMS Systems

Auteur(s) : M. A. Naal, E. Simeu, S. Mir

Doc. Source: 9th IEEE International On-Line Testing Symposium (IOLT'03)

Publisher : IEEE

Pages : 83-88

Doi : 10.1109/OLT.2003.1214371

This paper presents an implementation of on-line testing techniques for the case of a decimation filter. The decimation filter is used in a SigmaDelta Analogue-to-Digital converter that is in turn used in a Built-In-Self-Test (BIST) circuitry for mixed-signal core testing. Thus, the filter itself must be self-testable. Three different one-line self-test techniques are studied and compared for a 0.18 µm CMOS technology. The first one uses a non-concurrent structural test technique and the others are both based on semi-concurrent test methodologies. In all cases, the on-line test circuitry is automatically synthesized and exploits the idle time of the functional units to apply either a structural or a functional test.