< retour aux publications

Fast simulation of systems embedding VLIW processors

Auteur(s) : L. Michel, N. Fournel, F. Pétrot

Doc. Source: IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis (CODES+ISSS'12)

Publisher : ACM, NY, USA

Pages : 143-150

Doi : 10.1145/2380445.2380472

Virtual prototyping of MPSoCs requires fast processor simulation models. Dynamic binary translation is an efficient technology for instruction set simulation, but as it is basically used for effortless code migration, it targets mostly general purpose processors. As many heterogeneous MPSoCs include VLIW processors, we propose and detail in this paper a strategy to perform dynamic binary translation of VLIW codes on scalar architectures for simulation purposes. Our simulation experiments show that it is a few orders of magnitude faster than direct instruction interpretation, although the translator includes no optimization.