< retour aux publications

Towards Virtual Fault-based Attacks for Security Validation

Auteur(s) : R. Leveugle, M. Ben Jrad, P. Maistri

Doc. Source: IARIA Fourth International Conference on Dependability (DEPEND'11)

Publisher : ThinkMind (TM)

Pages : 1-6

Applications increasingly rely on secure embedded systems or "trusted hardware". ASICs (or smart cards) are typically used for high security but SRAM-based FPGAs are also appealing to implement lower-cost and flexible systems. In both cases, designers need a validation of the achieved level of security before they undergo long and costly official security qualification. This paper presents a methodology to accurately evaluate at design time the robustness level with respect to fault-based attacks, without resorting to costly equipments. Practical results are shown. The same methodology can be used in other contexts, for example to evaluate the robustness with respect to particle hits and radiations in spatial or aeronautics electronics although in this case, error models are in general easier to handle.