< retour aux publications

High-level symbolic simulation for automatic model extraction

Auteur(s) : F. Ouchet, D. Borrione, K. Morin-Allory, L. Pierre

Doc. Source: IEEE Symposium on Design and Diagnostics of Electronic Systems (DDECS’09)

Publisher : IEEE

Pages : 218-221

Doi : 10.1109/DDECS.2009.5012132

This paper describes VSYML, a symbolic simulator that extracts formal models from VHDL descriptions. The generated models are adequate to formal reasoning in various frameworks. VSYML is a reimplementation of its ancestor Theosim; it brings various improvements e.g., with regard to arrays and other complex data types.