Publications

Publications

< retour aux publications

An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory

Auteur(s) : Sang-Il Han, A. Baghdadi, M. Bonaciu, Soo-Ik Chae, A. A. Jerraya

Doc. Source: Design Automation Conference (DAC'04)

Publisher : ACM, NY, USA

Pages : 250-255

Doi : 10.1145/996566.996636

Massive data transfer encountered in emerging multimedia embedded applications requires architecture allowing both highly distributed memory structure and multiprocessor computation to be handled. The key issue that needs to be solved is then how to manage data transfers between large numbers of distributed memories. To overcome this issue, our paper proposes a scalable distributed memory server (DMS) for multiprocessor SoC (MPSoC). The proposed DMS is composed of: (1) high-performance and flexible memory service access points (MSAPs), which execute data transfers without intervention of the processing elements, (2) data network, and (3) control network. It can handle direct massive data transfer between the distributed memories of an MPSoC. The scalability and flexibility of the proposed DMS are illustrated through the implementation of an MPEG4 video encoder for QCIF and CIF formats. The experiments show clearly how DMS can be adapted to accommodate different SoC configurations requiring various data transfer bandwidths. Synthesis results show that bandwidth can scale up to 28.8 GB/sec.