< retour aux publications

Efficient implementation of native software simulation for MPSoC

Auteur(s) : P. Gerin, X. Guérin, F. Pétrot

Doc. Source: Proceedings of Design Automation and Test in Europe (DATE'08)

Publisher : IEEE

Pages : 676-681

Doi : 10.1109/DATE.2008.4484756

Efficient and precise simulation models at a high abstraction level are required in order to perform early design validations and architecture explorations of Multi-Processor System-On-Chip (MPSoC) platforms. Although native software simulation approaches provide interesting capabilities, they quickly become unsuitable when complex hardware architecture have to be considered. In this paper, we present a SystemC-based MPSoC platform implementation that allows native software simulation while keeping details of the underlying hardware model. The key contribution of this work is a realistic memory mapping modelling that makes possible the simulation of Operating Systems and software applications on complex hardware models with multiple processors and DMA devices. This method also allows the reuse of different software components for the target processor(s). Experimental results show the efficiency of the proposed method to validate software on complex hardware architectures.