Publications

Publications

< retour aux publications

Asynchronous Assertion Monitors for multi-Clock Domain System Verification

Auteur(s) : K. Morin-Allory, L. Fesquet, D. Borrione

Doc. Source: 17th IEEE Symposium on Rapid System Prototyping (RSP'06)

Publisher : IEEE

Pages : 98- 102

Doi : 10.1109/RSP.2006.9

PSL is a standard formal language to specify logic and temporal properties in a declarative style, under the form of assertions. We defined a library of components, and an interconnection method to automatically synthesize hardware monitors that can be linked to a prototype of the design under verification, thus providing an efficient debugging platform. The existing tool produces on-line checkers that are clock synchronized with the monitored design. The on-going work aims at snooping the design with monitors built from asynchronous modules. The monitors are thus reliable in the case of truly asynchronous events, and become applicable to a wider range of verification tasks, notably the communications among globally asynchronous modules.