TIMA laboratory

Awards


IFIP WG 10.5 Meritorious Service Award at VLSI-SoC'2018 (Verona, ITALY)

Award: The IFIP WG 10.5 Meritorious Service Award has been given to Mrs Dominique BORRIONE "for continued services to IFIP ans the Working Group on Design and Engineering of Electronic Systems"
She was awarded during VLSI-SoC'2018 (26th IFIP/IEEE International Conference on Very Large Scale Integration)
Date: October 8-10, 2018
Place: Verona (ITALY)

follow the link

 

Best Paper Award at ETS'2018 (Bremen, GERMANY)

Award: Best Paper Award at ETS'2018 (23rd IEEE European Test Symposium)
Date: May 28 - June 01, 2018
Place: Bremen (GERMANY)
Title: "Assisted test design for non-intrusive machine learning indirect test of millimeter-wave circuits"
Authors: Authors: Florent CILICI (TIMA-RMS), Manuel BARRAGAN (TIMA-RMS), Salvador MIR (TIMA-RMS), Estelle LAUGA-LARROZE (RFIC-Lab), Sylvain BOURDEL (RFIC-Lab)

 

Best Paper Award at SIGNAL'2018 (Nice, FRANCE)

Award: Best Paper Award at SIGNAL'2018 (3rd International Conference on Advances in Signal, Image and Video)
Date: May 20 - 24, 2018
Place: Nice (FRANCE)
Title: "Shaping Electromagnetic Emissions of Event-Driven Circuits Thanks to Genetic Algorithms"
Authors: Sophie GERMAIN (TIMA-CDSI), Sylvain ENGELS (TIMA-CDSI), Laurent FESQUET (TIMA-CDSI)

follow the link

 

Best Paper Award at ASYNC'2018 (Vienna, AUSTRIA)

Award: Best Paper Award at ASYNC'2018 (24th IEEE International Symposium on Asynchronous Circuits and Systems)
Date: May 13-16, 2018
Place: Vienna (AUSTRIA)
Title: "Static Timing Analysis of Asynchronous Bundled-data Circuits"
Authors: Grégoire GIMENEZ (TIMA-CDSI), Abdelkarim CHERKAOUI (TIMA-CDSI), Guillaume COGNIARD, Laurent FESQUET (TIMA-CDSI)

 

Best Poster at JNRDM'2017 (Strasbourg, FRANCE)

Award: Best Poster at JNRDM'2017 (Journées Nationales du Réseau Doctoral en Micro-nanoélectronique 2017)
Date: November 6-8, 2017
Place: Strasbourg (FRANCE)
Title: "Conception en vue du test d’un amplificateur de puissance à 60 GHz"
Authors: Florent CILICI (TIMA-RMS), Manuel BARRAGAN (TIMA-RMS), Estelle LAUGA-LARROZE, Sylvain BOURDEL, Salvador MIR (TIMA-RMS)

follow the link

 

Best Paper Award at WCO'2016

Award: Title: "Formulation and practical solution for the optimization of memory accesses in embedded vision systems" at 9th International Workshop on Computational Optimization (WCO'2016 - Gdansk, POLAND - September 11-14, 2016)
Authors: K. Hadj Salem, Y. Kieffer, S. Mancini

September 11-14, 2016

 

Raoul VELAZCO senior member IEEE

Award: Raoul VELAZCO senior member IEEE
IEEE Senior member grade is offered in recognition of professional standing and significant performance.
13/02/2016

 

Frédéric PETROT: member of the jury delivering the EDAA Outstanding Dissertations

Award: Award for a PhD defended in 2015.

 

Runner-up Best Paper Award in SBCCI'2016 (Belo Horizonte, BRAZIL)

Award: Runner-up Best Paper Award in lnternational Symposium on Integrated Circuits and Systems Design (SBCCI) 2016

Project: New Asynchronous Protocols for Enhancing Area and Throughput in Bundled-Data Pipelines

Authors: Jean SIMATIC (TIMA, CDSI), Abdelkarim CHERKAOUI (TIMA, CDSI), Rodrigo POSSAMAI-BASTOS (TIMA, CDSI) and Laurent FESQUET (TIMA, CDSI)

Abstract: This paper presents two new area-reduced controllers for bundled-data asynchronous pipelines in which the stages have long critical paths. The proposed protocols allow to reduce the number of required delay elements by using the falling edge of the asynchronous request to indicate data validity. For critical path lengths of 25 gates, the first presented scheme decreases the controller area by 48% and slightly increases the maximum throughput (2%) in comparison to a standard micropipeline implementation. The other more-concurrent scheme proposition leads to a 25% area reduction and a 40% improvement of the maximum pipeline throughput.

August 29 - September 3, 2016