< back to publications

Automatic Generation of Fast Timed Simulation Models for Operating Systems in Multiprocessor SoC Design

Author(s): S. Yoo, L. Gauthier, G. Nicolescu, A. A. Jerraya

ISRN: TIMA--RR-01/11-2--FR

To enable fast and accurate evaluation of HW/SW implementation choices of on-chip communication, we present a method to automaticallygenerate timed OS simulation models. The method generates For OS simulation models, in previous work, there are three the OS simulation models with the simulation environment as a virtual processor. Since the generated OS simulation models use real OS code, the presented method can mitigate the OS code equivalence problem. The generated model also simulates different types of processor exceptions. This approach provides two orders of magnitude higher simulation speedup compared to the simulation using instruction set simulators for SW simulation.