Publications

Publications

< back to publications

Mitigating Read & Write Errors in STT-MRAM Memories under DVS

Author(s): I. Vatajelu, R. Rodriguez-Montanes, M. Renovell, J. Figueras

Doc. Source: European Test Symposium (ETS 2017)

Publisher: IEEE