< back to publications

Evaluation of digital ternary stimuli for dynamic test of ΣΔ ADCs

Author(s): M. Dubois, H. Stratigopoulos, S. Mir, M. Barragan

Doc. Source: IFIP/IEEE 22nd International Conference on Very Large Scale Integration (VLSI-SoC'14)

Publisher: IEEE

Pages: 1-6

Doi : 10.1109/VLSI-SoC.2014.7004153

Validation of an embedded test technique in terms of its expected yield loss and test escape metrics is a key step before it can be deployed in high-volume manufacturing. However, performing this validation at the design stage usually demands extensive computational resources, which may render electrical simulations infeasible. In this paper, we propose a digital test technique for dynamic test of ΣΔ ADCs based on a digital ternary stimulus together with an advanced simulation framework for its validation. The proposed simulation strategy relies on a combination of transistor-level simulations, behavioural simulations, and statistical tools. To show the feasibility of our approach, we use the proposed validation framework to compare the ternary stimulus with a digital bitstream stimulus, as well as with a standard high-resolution analog sine-wave stimulus.