< back to publications

Generation of emulation platforms for NoC exploration on FPGA

Author(s): J. Tan, V. Fresse, F. Rousseau

Doc. Source: International Symposium on Rapid System Prototyping (RSP’11)

Publisher: IEEE

Pages: 186 - 192

Doi : 10.1109/RSP.2011.5929994

NoC (Network on Chip) architecture exploration is an up to date problem with today's multimedia applications and platforms. The presented methodology gives a solution to easily evaluate timing and resource performances tuning several architectural parameters, in order to find the appropriate NoC architecture with a unique emulation platform. In this paper, a design flow that generates NoC-based emulation platforms on FPGA is presented. From specified traffic scenarios, our tool automatically inserts appropriate IP blocks (emulation blocks and routing algorithm) and generates an RTL NoC model with specific and tunable components that is synthesized on FPGA.