< back to publications

Flexible and Abstract Communication and Interconnect Modeling for MPSoC

Author(s): K. Popovici, A. A. Jerraya

Doc. Source: Asia and South Pacific Design Automation Conference (ASP-DAC’09)

Publisher: IEEE

Pages: 143-148

Current multiprocessor systems on chip (MPSoC) architectures integrate a massive number of IPs that need to exchange data in complex and diverse synchronization ways. The key challenge when designing MPSoC is that the communication architecture needs to be decided at the beginning of the design, before all the details about mapping the application on the architecture are known. These early decisions cause two difficulties: how to select the best communication architecture and how to estimate the effect of mapping the application onto the communication resources. In this paper, we propose high level communication models that allow early accurate performance estimation of both communication architecture and communication mapping. We applied the proposed modeling methods to analyze the impact on performance in case of two network topologies and several communication mapping schemes for the H.264 Encoder application