Publications

PhD thesis


« Techniques & CAD tools for automatic generation of BIST & DFT for RAMs ».

Author: R. Oliveira Duarte
Advisor: M. Nicolaidis
These de Doctorat Institut National Polytechnique de Grenoble - INPG
Speciality: Micro et Nano Electronique
Defense: 1997-06-30
ISBN: No isbn
Pages: 152

> read more

« Design error diagnosis in digital circuits: the case of simple errors ».

Author: A. Wahba
Advisor: D. Borrione
These de Doctorat Université Joseph-Fourier - Grenoble I
Speciality: Informatique
Defense: 1997-05-07
Pages: 167

> read more

« Scheduling and optimizations for high-level synthesis of control designs ».

Author: M. Rahmouni
Advisor: A.-A. Jerraya
These de Doctorat Institut National Polytechnique de Grenoble - INPG
Defense: 1997-02-21
Pages: 140

> read more

« A study and implementation of silicon microsystems design methodology and collective fabrication ».

Author: J.- M. Paret
Advisor: B. Courtois
These de Doctorat Institut National Polytechnique de Grenoble - INPG
Speciality: Microélectronique
Defense: 1997-01-13
Pages: 237

> read more

« Hard-wired computation of a Fourier transform with a large number of samples, possibly multi-dimensional ».

Author: A. Vacher
Advisor: A. Guyot
These de Doctorat Institut National Polytechnique de Grenoble - INPG
Speciality: Microélectronique
Defense: 1997-01-08
Pages: 172

> read more

« Exploration of links between the High Level Synthesis (HLS) and the Register Transfer Level (RTL) synthesis ».

Author: V. P. Vijayaraghavan
Advisor: A.-A. Jerraya
These de Doctorat Institut National Polytechnique de Grenoble - INPG
Speciality: Microélectronique
Defense: 1996-12-29
Pages: 216

> read more

« Embedded systems engineering using a hardware/software co-design methodology. Application on avionics ».

Author: M. Romdhani
Advisor: A.-A. Jerraya
These de Doctorat Institut National Polytechnique de Grenoble - INPG
Defense: 1996-12-09
Pages: 199

> read more

« Contribution to quality assurance in bare printed wiring board testing: treatment of CAD information, using image processing techniques, for electrical test data generation ».

Author: A. Benali
Advisor: L. Balme
These de Doctorat Institut National Polytechnique de Grenoble - INPG
Speciality: Micro et Nano Electronique
Defense: 1996-12-03
Pages: 200

> read more

« Temporal logic model checking: study and application to VHDL ».

Author: D. Deharbe
Advisor: D. Borrione
These de Doctorat Université Joseph-Fourier - Grenoble I
Speciality: Informatique
Defense: 1996-11-15
ISBN: .
Pages: 172

> read more